U.S. Department of Commerce, Patent and Trademark Office Atty Docket No. Serial No. NEC0250US Unassigned 10/662540 INFORMATION DISCLOSURE STATEMENT BY APPLICANT Applicant(s) (Use several sheets if necessary) Wolfgang Roethig 103 Group 2 825 Filing Date Herewith Unassigned U.S. Patent Documents Filing Date *Examiner Document Initial Number Date Class Subclass Name If Appropriate AA AB AC AD Foreign Patent Documents Translation Document Class Subclass Yes Date Country No **AE** ΑF AG AH OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) Andrew B. Kahng and Sudhakar Muddu, Proc. IEEE Intl. Conf. on VLSI Design, "Improved Effective Capacitance Computations For Use In Logic And Layout Optimization," 1999 pp. 578-582. AJ Kanak Agarwal, Dennis Sylvester and David Blaauw, Design Automation Conference (DAC) '03, "An Effective Capacitance Based Driver Output Model For On-Chip RLC Interconnects," June 2-6, 2003, pp. 376-381. ΑK Azeez J. Bhavnagarwala and James D. Meindl, Techcon 2000, "Interconnect Delay Models For Arbitrary Wire-Tree Networks," Microelectronics Research Center and the School of Elec. And Comp. Eng., Georgia Inst. Of Tech., Atlanta, GA. AL AM AN AO HULD PAUL **Date Considered** Examiner *EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.